Fault Tolerant VLSI Design Using Error Correcting Codes

This report has yet to be scanned by Contrails staff

Report Number: RADC-TR-88-321
Author(s): Hartmann, C. R. P., Ali, A. M., Ganguly, S., Visweswaran, G. S., Lala, P. K.
Corporate Author(s): Syracuse University
Laboratory: Rome Air Development Center
Date of Publication: 1989-02
Pages: 67
Contract: F30602-81-C-0169
DoD Project: 2338
DoD Task: 233801
Identifier: ADA208337

Abstract:
Very Large-Scale Integration (VLSI) provides the opportunity to design fault tolerant, self-checking circuits with on-chip, concurrent error correction. This study determines the applicability of a variety of error-detecting, error-correcting codes (EDAC) in high speed digital data processors and buses. In considering both microcircuit faults and bus faults, some of the codes examined are: Berger, repetition, parity, residue, and Modified Reflected Binary codes. The report describes the improvement in fault tolerance obtained as a result of implementing these EDAC schemes and the associated penalties in circuit area.

Provenance: Motorola Mobility

Other options for obtaining this report:

Via the Defense Technical Information Center (DTIC):
A record for this report, and possibly a pdf download of the report, exists at DTIC

Via National Technical Report Library:
This report may be available for download from NTRL. Use the Title from this record to locate the item in DTIC Online

Indications of Public Availability
No digital image of an index entry indicating public availability is currently available
There has been no verification of an indication of public availability from an inside cover statement



Export